Solving advanced logic device failure analysis challenges

Failure analysis (FA) labs are facing entirely new challenges due to the reduction in feature size, transistor (3D) complexity, and the adoption of backside metal layers for power distribution.

Please complete the form below to download the white paper:

First Name

Last Name

Organization/Company

Country/Region

State

Organization Type

I would like to:

Speak to a representative

Schedule a demo

Request a quote

Speak to a service representative about our service offerings

Learn more information as a student

Tell us more about your interest timeline: 0–3 months 4–12 months 12+ months

Address 1

Address 2

City

Zip/Postal Code

Business Phone

Comments

Email Permissions

To comply with your preferences, we need to confirm permission to send you communications by email. Personal information provided will be used in accordance with our Privacy Policy.

I would like to receive marketing and promotional emails regarding products and services from Thermo Fisher Scientific.

This site is protected by reCAPTCHA and the Google Privacy Policy and Terms of Service apply.

Failure analysis (FA) labs are facing entirely new challenges due to the reduction in feature size, transistor (3D) complexity, and the adoption of backside metal layers for power distribution.

These challenges have not only increased the number of failures that need to be analyzed, they are also necessitating the adoption of new FA processes:

E-beam probing to achieve greater localization accuracy and penetration through metal interconnects
Nanoprobing workflow application evolution for better transistor characterization data
AI automation and low-kV FIB performance to make the TEM sample preparation process more productive and repeatable

Download the white paper